An Introduction to Microarchitectural Attacks

Yuval Yarom, The University of Adelaide and Data61





Computer Architecture course



The rest of the CS degree



Programmers' Model of Execution High level languages Central Processing Unit Asymp (In)Security lives and breathes in the Archit cracks between abstraction layers. • Focus Thomas Dullien (@halvarflake) CPU V

	Abstract	Concrete	
Hardware	Dedicated	Shared	
Memory	Uniform	Non-uniform	
Execution	Serial	Superscalar	

Control Unit

lemory Unit

netic/Logic Unit

CPU vs. Memory



Processor Speed Memory Latency

1 MHz

500 ns



8*2600 MHz

63 ns

Bridging the gap

Cache utilises locality to bridge the gap

- Divides memory into *lines*
- Stores recently used lines
- In a *cache hit,* data is retrieved from the cache
- In a *cache miss*, data is retrieved from memory and inserted to the cache





Cache Consistency

- Memory and cache can be in inconsistent states
 - Rare, but possible
- Solution: Flushing the cache contents
 - Ensures that the next load is served from the memory





FLUSH+RELOAD [YF14]

- FLUSH memory line
- Wait a bit
- Measure time to **Reload** line
 - slow-> no access
 - fast-> access
- Repeat





Memory

The RSA Encryption System

The RSA encryption is a public key cryptographic scheme



Key Generation:

- Select random primes p and q
- Calculate N = pq
- Select a public exponent e(=65537)
- Compute $d=e^{-1} \mod \varphi(N)$
- (*N*, *e*) is the public key
- (p, q, d) is the private key



GnuPG 1.4.13 Exponentiation



Flush+Reload on GnuPG 1.4.13



The FLUSH+RELOAD Technique

- Leaks information on victim access to shared memory.
- Spy monitors victim's access to shared code
 - Spy can determine what victim does
 - Spy can infer the data the victim operates on

Set Associative Caches

- Memory lines map to *cache sets*. Multiple lines map to the same set.
- Sets consist of *ways*. A memory line can be stored in any of the ways of the set it maps to.
- When a cache miss occurs, one of the lines in the set is *evicted*.



The Prime+Probe Attack [OST06]

- Allocate a cache-sized memory buffer
- *Prime:* fills the cache with the contents of the buffer
- Probe: measure the time to access each cache set
 - Slow access indicates victim access to the set
- The probe phase primes the cache for the next round







Sample Victim: Data Rattle

}

```
volatile char buffer[4096];
```

```
int main(int ac, char **av) {
  for (;;) {
    for (int i = 0; i < 64000; i++)
      buffer[800] += i;
    for (int i = 0; i < 64000; i++)
      buffer[1800] += i;</pre>
```

Cache Fingerprint of the Rattle Program



19

Real Victim – AES

	<pre>static const u32 Te0[256] = {</pre>
<pre>s0 = GETU32(in) ^ rk[0];</pre>	0xc66363a5U, 0xf87c7c84U, 0xee777799U, 0xf67b7b8dU,
S1 = GETUS2(in + 4) [K[1];	0xfff2f20dU, 0xd66b6bbdU, 0xde6f6fb1U, 0x91c5c554U,
$s2 = GETU32(in + 8) ^ rk[2];$	0x60303050U, 0x02010103U, 0xce6767a9U, 0x562b2b7dU,
$s3 = GETU32(in + 12) ^ rk[3];$	0xe7fefe19U, 0xb5d7d762U, 0x4dababe6U, 0xec76769aU,
<pre>#ifdef FULL_UNROLL</pre>	0x8fcaca45U, 0x1f82829dU, 0x89c9c940U, 0xfa7d7d87U,
/* round 1: */	0xeffafa15U, 0xb25959ebU, 0x8e4747c9U, 0xfbf0f00bU
t0 = Te0[s0 >> 24D ^ Te1[(s1 >>	0x41adadecU, 0xb3d4d467U, 0x5fa2a2fdU, 0x45afafeaU,
t1 = Te0[51 >> 24] ^ Te1[(s2 >>	0x239c9cbfU, 0x53a4a4f7U, 0xe4727296U, 0x9bc0c05bU
t2 = Te0[s2 >> 24] ^ Te1[(s3 >>	
t3 = Te0[s3 >> 24] ^ Te1[(s0 >>	
/* round 2: */	<pre>16) & 0xff] ^ Te2[(t2 >> 8) & 0xff] ^ Te3[t3 & 0xff] ^ rk[8];</pre>
	16) & $0xff$] ^ Te2[(t2 >> 8) & $0xff$] ^ Te3[t0 & $0xff$] ^ rk[9];
	16) & $0xff$] ^ Te2[(t0 >> 8) & $0xff$] ^ Te3[t1 & $0xff$] ^ rk[10];
	16) & $0xff$] ^ Te2[(t1 >> 8) & $0xff$] ^ Te3[t2 & $0xff$] ^ rk[11];
/* round 3: */	
t0 = Te0[s0 >> 24] ^ Te1[(s1 >>	<pre>16) & 0xff] ^ Te2[(s2 >> 8) & 0xff] ^ Te3[s3 & 0xff] ^ rk[12];</pre>
t1 = Te0[s1 >> 24] ^ Te1[(s2 >>	16) & 0xff] ^ Te2[(s3 >> 8) & 0xff] ^ Te3[s0 & 0xff] ^ rk[13];
t2 = Te0[s2 >> 24] ^ Te1[(s3 >>	<pre>16) & 0xff] ^ Te2[(s0 >> 8) & 0xff] ^ Te3[s1 & 0xff] ^ rk[14];</pre>
	<pre>16) & 0xff] ^ Te2[(s1 >> 8) & 0xff] ^ Te3[s2 & 0xff] ^ rk[15];</pre>
/* round 4: */	
s0 = Te0[t0 >> 24] ^ Te1[(t1 >>	<pre>16) & 0xff] ^ Te2[(t2 >> 8) & 0xff] ^ Te3[t3 & 0xff] ^ rk[16];</pre>

AES T-table access

static const u32	Te0[256] = {		
0xc66363a5U,	0xf87c7c84U,	0xee777799U,	0xf67b7b8dU,
0xfff2f20dU,	0xd66b6bbdU,	0xde6f6fb1U,	0x91c5c554U,
0x60303050U,	0x02010103U,	0xce6767a9U,	0x562b2b7dU,
Ave7fefe1011	0vh5d7d7620	Av/dahaha611	Avec76760all

- Assume we know the plaintext and the index (s0>>24)
 - We can recover the most significant byte of the key

Prime+Probe Attack on AES

s0 = plaintext ^ key
t0 = Te0[s0>>24]

- For many plaintexts do: Prime, Encrypt, Probe
- Calculate the average probe time of each cache set as a function of the byte value

PP Attack on AES - Results



PP Attack on AES – More Results



Other Techniques (a very partial list)

- Evict+Time [OST06]
- Branch prediction [AKS06, ERAP18,...]
- L1-I Prime+Probe [Aci07]
- LLC Prime+Probe [LYG+15, IES15]
- Flush+Flush [GMWM15]
- CacheBleed [YGH17]
- TLBleed [GRBG18]
- PortSmash [CBH+18]
- SPOILER [IMB+19]

OpenSSL

LOW Severity. This includes issues such as those that ... or hard to exploit timing (side channel) attacks.

https://www.openssl.org/policies/secpolicy.html

- Attacks are easy, but at the same time
 - Publications are terse technical details are often omitted
 - Generic tools do not exist

Mastik

Extremely bad acronym for

Micro-Architectural Side-channel ToolKit

- Original Aims
 - Collate information on SC attacks
 - Improve our understanding of the domain
 - Provide somewhat-robust implementations of all known SC attack techniques for every architecture
 - Implementation of generic analysis techniques
 - Reduce barriers to entry into the area
 - Shift focus to cryptanalysis

Current Status

- Reasonably robust implementation of six attacks
 - Prime+Probe on L1-D, L1-I and L3
 - Flush+Reload
 - Flush+Flush
 - Performance degradation
- Only Intel x86-64, on Linux and Mac (limited)
 - x86-32 and limited ARM currently working in the lab
- Zero documentation, little testing
- Little user feedback

Mastik – Setup





No need to program

FR-trace -s 2000 -c 100000 -f ./gpg \

-m mpih-div.c:356

Speculative Execution Attacks

Microarchitectural channels

- Program execution leaves traces
 inside the processor
 - We believe that hardware is working correctly. It is therefore the responsibility of software that processes sensitive material to introduce the appropriate countermeasures.

adc \\$0,%rdx add \$A[0],\$N[0] adc \\$0,%rdx mov \$N[0],24(\$tp) mov %rdx,\$N[1]

mulq \$m0

add

%rax,\$A[0]

8*2(\$np),%rax

Instruction Pipelining

- Nominally, the processor executes instructions one after the other
- Instruction execution consists of multiple steps
 - Each uses a different unit

Instruction Fetch	Instruction Decode	Argument Fetch	Execute	Write Back
----------------------	-----------------------	-------------------	---------	------------

mulq	
add	%rax,\$A[0]
mov	8*2(\$np),%rax
lea	32(\$tp),\$tp
	\\$0,%rdx
mov	%rdx,\$A[1]
mulq	\$m1
add	%rax,\$N[0]
mov	8(\$a,\$j),%rax
adc	\\$0,%rdx
add	\$A[0],\$N[0]
adc	\\$0,%rdx
mov	\$N[0],-
24(\$t	cp)
mov	<pre>%rdx,\$N[1]</pre>
mulq	\$m0
add	%rax,\$A[1]
mov	8*1(\$np),%rax
adc	\\$0,%rdx
mov	%rdx,\$A[0]
mulq	\$m1
add	%rax,\$N[1]
	(\$a,\$j),%rax
	8(\$a,\$j),%rax
	\\$0,%rdx

Instruction Pipelining

- Nominally, the processor executes instructions one after the other
- Instruction execution consists of multiple steps
 - Each uses a different unit
- Pipelining increases utilisation by executing steps of multiple instructions

Instruction Fetch	Instruction Decode	Argument Fetch	Execute	Write Back
Instruction Fetch	Instruction Decode	Argument Fetch	Execute	Write Back
Instruction Fetch	Instruction Decode	Argument Fetch	Execute	Write Back
Instruction Fetch	Instruction Decode	Argument Fetch	Execute	Write Back
Instruction Fetch	Instruction Decode	Argument Fetch	Execute	Write Back

					mula	Ś
					mulq add	00
	_	~	1	h.	motz	8
•	—	d	/	D;	adc mov mulq add	$\langle \rangle$
					mov	90
	_	~	⊥	5;	mulq	\$1
•	-	C	Т	Ј,	add	90
					mov	()

C

d

<pre>mov %rdx,\$A[1] mulq \$m1 add %rax,\$N[0] mov 8(\$a,\$j),%rax adc \\$0,%rdx add \$A[0],\$N[0] adc \\$0,%rdx mov \$N[0],-24(\$tp)</pre>	mov lea	<pre>%rax,\$A[0] 8*2(\$np),%rax 32(\$tp),\$tp</pre>
<pre>mov %rdx, \$N[1] mulq \$m0 add %rax, \$A[1] mov 8*1(\$np), %rax adc \\$0, %rdx mov %rdx, \$A[0] mulq \$m1 add %rax, \$N[1] mov (\$a,\$j), %rax mov 8(\$a,\$j), %rax adc \\$0, %rd0</pre>	mov mulq add mov adc add adc mov mulq add mov adc mov mulq add mov mulq add	<pre>\$m1 %rax,\$N[0] 8(\$a,\$j),%rax \\$0,%rdx \$A[0],\$N[0] \\$0,%rdx \$N[0],-24(\$tp) %rdx,\$N[1] \$m0 %rax,\$A[1] 8*1(\$np),%rax \\$0,%rdx %rdx,\$A[0] \$m1 %rax,\$N[1] (\$a,\$j),%rax 8(\$a,\$j),%rax</pre>

Problem: dependencies

Out-of-order execution

Execute instructions when data is available rather than by program order



$$c = a / b;$$

 $d = c + 5;$

e = f + g;

- Completed instructions wait in the reorder buffer until all previous instructions are retired
- Why not retire immediately?

Out-of-order execution

Execute instructions when data is available rather than by program order





- Completed instructions wait in the reorder buffer until all previous instructions are retired
- Why not retire immediately?

Out-of-order execution is speculative!

e = f + g;
Speculative execution

 Abandon instructions in the reorder buffer if never executed in program order

IF	ID	AF	EX	WB
IF	ID	AF	ΕX	WB
IF	ID	AF	EX	WB

C = a /
$$b;$$

With b=0!!
d = c + 5;
e = f + g;

• Also useful for handling branches

Speculative Execution and Branches

- When execution reaches a branch
- The processor predicts the outcome of the branch
- Execution proceeds (speculatively) along predicted branch
- Correct prediction \rightarrow all is well
- Misprediction → abandon and resume



Branch Prediction

- Branch History Buffer (BHB)
 - Outcome of conditional branches
 - Does the program tend to take this



- Branch Target Buffer (BTB)
 - Target of indirect branches
 - Where does the program usually go from here?



Main Discovery

- Abandoned speculative execution leaves traces in the microarchitecture
- Developed techniques to implement a covert channel from the abandoned code to the attacker



Attack overview





Meltdown



















Spectre (Variant 2)





How deep does the rabbit hole go?

- Variant 3a: leak model-specific registers
- "The processor is, in fact, operating as it is designed,"
 Smith said. "And in every case, it's been this side-channel approach that the researchers used to gain information
- even while the processor is executing normally its intended functions."
- Fallout: read data from the store buffer





Countermeasures



Compiler patches to block speculative execution

- Use static ana







Meltdown



Strict site isolation



• Limit memory access or use of data

```
if (x < array_len) {
    i = array[x];
    y = array2[i * 256];
}
</pre>
i = array[x % array_len];
    y = array2[i * 256];
```

- Reduce timer frequency
 - Also disable features such as SharedArrayBuffers

Conclusions

- Decades of focus on performance with little regard to security bring us Spectre and Meltdown
 - This is not much different to software development
 - -... but it's harder to fix

- Likely to affect computer security for a long time
 - We do not understand the full implications yet
- Microarchitectural channels matter